Title	Alumni Talk on "VLSI-IC Design Flow and Timing Analysis"	
Department	Electronics and Communication Engineering	
Date	From :8 <sup>th</sup> January 2024	To: 8 <sup>th</sup> January 2024
Time	From: 10 AM	To: 11 AM
Brief	Department of Electronics and Communication Engineering conducted an	
Description	International alumni talk on "VLSI-IC Design Flow and Timing Analysis"	
(4-5 Lines	on 8 <sup>th</sup> January 2024(Venue: Falconry Seminar Hall). The speaker, <b>Naveen K</b>	
Max)	<b>H</b> , is an alumnus of ECE department (Batch-2015-2019). He is currently	
	working as Physical Design Engineer with Soctronics Pvt Ltd. Naveen is	
	having an overall experience of 5+ years in physical design. He is having	
	good knowledge about ASIC Design Flow, Floor Planning, Power Planning,	
	Placement, CTS, Routing and STA stages. The speaker spoke about the IC	
	design flow and timing analysis. He also discussed about the skill sets	
	required for the placement in VLSI industries. Students interacted with the	
	speaker at the end of the session by taking suggestions and clarifying doubts	
	on placement opportunities in core domain. The session was overall very	
	informative.	











