EXPERT LECTURE 2022-2023
Expert lecture




Name of the Event | Expert lecture |
Date | 22-06-2023 |
Beneficiary | IV SEMESTER STUDENTS |
Faculty Coordinator | Ms. Divya Sharma |
Department of Electronics and Communication Engineering conducted an Expert Lecture on the topic “Synthesis of Verilog Code & Simple Synthesis Examples”, on June 22nd 2023. The speaker, Mr. Manjunath G K, is working at Pravegasemi Private Limited, Bangalore, as a Senior Design Engineer. He started the lecture with defining synthesis and highlighted the difference between RTL and Netlist. He emphasized on goals of Synthesis and its components \ (Pins, Ports, Clock, etc). He also discussed the Basic Synthesis Flow. Around 176 students attended the session. It was conducted for 4th semester students.